



1.25Gbps TX:1550nm/RX:1310nm SMF 60km BiDi 2x5 SFF SC Optical Transceiver

CS5T3-24D-3U-xx-C



DESCRIPTION

The CS5T3-24D-3U-xx-C bi-directional Small Form Factor (2x5 SFF) optical transceiver is engineered for 1.25 Gbps data transmission over single-mode fiber (SMF) with a maximum reach of 60 km. Featuring a 1550 nm transmitter and a 1310 nm receiver, this module utilizes an SC connector and supports long-distance, high-speed optical communication in a compact form factor.

FEATURES

- Compliant with IEEE 802.3z Gigabit Ethernet
- Industry standard 2x5 footprint
- SC connector
- Single power supply 3.3V
- Differential LVPECL inputs and outputs
- Compatible with solder and aqueous wash processes
- Class 1 laser product compliant with EN 60825-1
- LD Type: DFB

APPLICATIONS

- Single-mode core fiber backbone links up to 60km
- GbE/1X Fiber Channel

PRODUCT OVERVIEW

PART NUMBER	INPUT/OUTPUT	SIGNAL DETECT	OPERATING TEMPERATURE
CS5T3-24D-3U-TC-C	AC/AC	LVTTTL	0°C to 70°C
CS5T3-24D-3U-PC-C	DC/DC	LVPECL	0°C to 70°C
CS5T3-24D-3U-TI-C	AC/AC	LVTTTL	-40°C to 85°C
CS5T3-24D-3U-PI-C	DC/DC	LVPECL	-40°C to 85°C

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT	NOTES
Storage Temperature	T_S	-40	85	°C	
Supply Voltage	V_{CC}	-0.5	4.0	V	
Input Voltage	V_{IN}	-0.5	V_{CC}	V	
Soldering Temperature	T_{SOLD}	-	260	°C	10 seconds on leads

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNIT	NOTES
Case Operating Temperature	T_C	0	70	°C	CS5T3-24D-3U-xC-C
		-40	85		CS5T3-24D-3U-xI-C
Supply Voltage	V_{CC}	3.1	3.5	V	
Supply Current	$I_{TX} + I_{RX}$	-	350	mA	


TRANSMITTER ELECTRO-OPTICAL CHARACTERISTICS ($V_{CC} = 3.1V$ to $3.5V$, $T_C = 0^\circ C$ to $70^\circ C$, $-40^\circ C$ to $85^\circ C$)

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNIT	NOTES
Data Rate	B	-	1250	1300	Mbps	
Output Optical Power 9/125um fiber	P_{out}	-2	-	+3	dBm	Average
Extinction Ratio	ER	9	-	-	dB	
Center Wavelength	λ_C	1530	1550	1570	nm	
Spectral Width (-20dB)	$\Delta\lambda$	-	-	1	nm	
Side Mode Suppression Ratio	SMSR	30	-	-	dB	
Rise/Fall Time, 10%~90%	$T_{r,f}$	-	-	260	ps	
Output Eye	Compliant with IEEE802.3z					
Output Power when Disabled	P_{OFF}			-45	dBm	Average
TX Disable Voltage-High		2			V	LVTTL
TX Disable Voltage-Low				0.8	V	LVTTL
Transmitter Data Input Voltage-High	$V_{IH} - V_{CC}$	-1.1	-	-0.74	V	
Transmitter Data Input Voltage-Low	$V_{IL} - V_{CC}$	-2.0	-	-1.58	V	
Transmitter Data Input Differential Voltage	V_{DIFF}	0.4	-	2.0	V	AC Coupled

RECEIVER ELECTRO-OPTICAL CHARACTERISTICS ($V_{CC} = 3.1V$ to $3.5V$, $T_C = 0^\circ C$ to $70^\circ C$, $-40^\circ C$ to $85^\circ C$)


PARAMETER	SYMBOL	MIN	TYP.	MAX	UNIT	NOTES
Data Rate	B	-	1250	1300	Mbps	
Optical Input Power-Maximum	P_{IN}	0	-	-	dBm	$BER < 10^{-12}$
Optical Input Power-Minimum (Sensitivity)	P_{IN}	-	-	-25	dBm	$BER < 10^{-12}$
Operating Center Wavelength	λ_C	1260	-	1360	nm	
Optical Isolation	ISO	-	-	-40	dB	$\lambda = 1480 \sim 1600nm$
Return Loss	RL	-	-	-14	dB	$\lambda = 1260 \sim 1360nm$
Signal Detect-Asserted	P_A	-	-	-25	dBm	Average
Signal Detect-Deasserted	P_D	-40	-	-	dBm	Average
Signal Detect-Hysteresis	$P_A - P_D$	1.0	-	-	dB	
Data Output Rise/Fall Time, 20%~80%	$T_{r,f}$	-	-	0.35	ns	
Signal Detect Output Voltage-High	$V_{OH} - V_{CC}$	-1.1	-	-0.74	V	LVPECL
Signal Detect Output Voltage-Low	$V_{OL} - V_{CC}$	-2.0	-	-1.58	V	LVPECL
Signal Detect Output Voltage-High	V_{OH}	2.4	-	V_{CC}	V	LVTTL
Signal Detect Output Voltage-Low	V_{OL}	0	-	0.4	V	LVTTL
Data Output Voltage-High	$V_{OH} - V_{CC}$	-1.1	-	-0.74	V	LVPECL
Data Output Voltage-Low	$V_{OL} - V_{CC}$	-2.0	-	-1.58	V	LVPECL
Data Differential Output Voltage	V_{DIFF}	0.6	-	1.8	V	AC Coupled

DRAWING DIMENSIONS



ALL DIMENSIONS ARE ±0.20mm UNLESS OTHERWISE SPECIFIED
Unit : mm

BLOCK DIAGRAM OF TRANSCEIVER




Transmitter and Receiver Optical Sub-Assembly Section - A 1550 nm InGaAsP laser and an InGaAs PIN photodiode integrate with an WDM filter to form a bi-directional single fiber optical subassembly (OSA). The laser of OSA is driven by a LD driver IC which converts differential input LVPECL logic signals into an analog laser driving current. The photodiode of OSA is connected to a circuit providing post-amplification quantization, and optical signal detection.

Transmitter Disable - Transmitter Disable is a LVTTTL control pin. To disable the module, connect this pin to +3.3 V LVTTTL logic high “1”. To enable module, connect to LVTTTL logic low “0”.

Receiver Signal Detect - Signal Detect is a basic fiber failure indicator. This is a single-ended LVPECL/LVTTTL output. As the input optical power is decreased, Signal Detect will switch from high to low (deassert point) somewhere between sensitivity and the no light input level. As the input optical power is increased from very low levels, Signal Detect will switch back from low to high (assert point). The assert level will be at least 1.0 dB higher than the deassert level.


CONNECTION DIAGRAM



PIN	SYMBOL	DESCRIPTION
1	<i>RX GND</i>	Receiver Signal Ground, Directly connect this pin to the receiver ground plane.
2	<i>VCCR</i>	Receiver Power Supply Provide +3.3 Vdc via the recommended receiver power supply filter circuit. Locate the power supply filter circuit as close as possible to the <i>VCCR</i> pin.
3	<i>SD</i>	Signal Detect. Normal optical input levels to the receiver result in a logic "1" output, <i>V_{OH}</i> , asserted. Low input optical levels to the receiver result in a fault condition indicated by a logic "0" output <i>V_{OL}</i> , deasserted. Signal Detect is a single-ended LVPECL output. <i>SD</i> can be terminated with LVPECL techniques via 50Ω to <i>VCCR</i> – 2 V. Alternatively, <i>SD</i> can be loaded with a 180 Ω resistor to <i>RX GND</i> to conserve electrical power with small compromise to signal quality. If Signal Detect output is not used, leave it open-circuited.
4	<i>RD-</i>	<i>RD-</i> is an open-emitter output circuit. Terminate this high-speed differential LVPECL output with standard LVPECL techniques at the follow-on device input pin. (See recommended circuit schematic)
5	<i>RD+</i>	<i>RD+</i> is an open-emitter output circuit. Terminate this high-speed differential LVPECL output with standard LVPECL techniques at the follow-on device input pin. (See recommended circuit schematic)
6	<i>VCCR</i>	Transmitter Power Supply Provide +3.3 Vdc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the <i>VCCR</i> pin.
7	<i>TX GND</i>	Transmitter Signal Ground Directly connect this pin to the transmitter signal ground plane. Directly connect this pin to the transmitter ground plane.
8	<i>TXDIS</i>	Transmitter Disable Connect this pin to +3.3V LVTTTL logic high "1" to disable transmitter. To enable module connect to LVTTTL logic low "0" or open.
9	<i>TD+</i>	Transmitter Data In Terminate this high-speed differential LVPECL input with standard LVPECL techniques at the transmitter input pin. (See recommended circuit schematic)
10	<i>TD-</i>	Transmitter Data In-Bar Terminate this high-speed differential LVPECL input with standard LVPECL techniques at the transmitter input pin. (See recommended circuit schematic)


RECOMMENDED CIRCUIT SCHEMATIC

DC/DC Coupling



C1/C2/C4/C5/C6/C7/C8 = 100 nF C3 = 4.7 μ F L1/L2 = 1 μ H
 R1/R3 = 82 Ω R2/R4 = 130 Ω R7/R8 = 130 Ω
 R13 = 180 Ω (PECL) R5/R6/R9/R10/R11/R12 Depend on SerDes

AC/AC Coupling



C1/C2/C4/C5/C6/C7/C8 = 100 nF C3 = 4.7 μ F L1/L2 = 1 μ H
 R1/R2/R3/R4/R5/R6/R7/R8/R9 Depend on SerDes

In order to get proper functionality, a recommended circuit is provided in above recommended circuit schematic. When designing the circuit interface, there are a few fundamental guidelines to follow.

- (1) The differential data lines should be treated as 50 Ω Micro strip or strip line transmission lines. This will help to minimize the parasitic inductance and capacitance effects. Locate termination at the received signal end of the transmission line. The length of these lines should be kept short and of equal length.
- (2) For the high speed signal lines, differential signals should be used, not single-ended signals, and these differential signals need to be loaded symmetrically to prevent unbalanced currents which will cause distortion in the signal.
- (3) Multi layer plane PCB is best for distribution of VCC, returning ground currents, forming transmission lines and shielding. Also, it is important to suppress noise from influencing the fiber-optic transceiver performance, especially the receiver circuit.
- (4) A separate proper power supply filter circuits shown in Figure for the transmitter and receiver sections. These filter circuits suppress VCC noise over a broad frequency range, this prevents receiver sensitivity degradation due to VCC noise.
- (5) Surface-mount components are recommended. Use ceramic bypass capacitors for the 0.1 μ F capacitors and a surface-mount coil inductor for 1 μ H inductor. Ferrite beads can be used to replace the coil inductors when using quieter VCC supplies, but a coil inductor is recommended over a ferrite bead. All power supply components need to be placed physically next to the VCC pins of the receiver and transmitter.
- (6) Use a good, uniform ground plane with a minimum number of holes to provide a low-inductance ground current return for the power supply currents.

Additional Notes

- Avoid eye or skin exposure to laser radiations.
- The device is sensitive to electro-static discharge (ESD). The device should be handled with ESD proof tools. To assemble the device on PCB, proper grounding is required to prevent ESD.
- Specifications are subject to change without notice.



www.lasermate.com

Lasermate Group, Inc.

19608 Camino De Rosa

Walnut, CA 91789 USA

Tel: (909)718-0999

Fax: (909)718-0998

sales@lasermate.com

www.lasermate.com